



LAYER 1 : TOP  
LAYER 2 : SGND  
LAYER 3 : IN1  
LAYER 4 : IN2  
LAYER 5 : SVCC  
LAYER 6 : BOT

# ST6/6A 14" OPTIMUS INTEL SHARK BAY ULT ONE CHIP PLATFORM

1





# Haswell ULT (DISPLAY)



# Haswell ULT (DDR3L)

3



**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	Haswell ULT 2/12	1A
Date: Monday, April 01, 2013	Sheet	3 of 46

## GPIO27

With Intel LAN:  
Connect to LANWAKE# pin on the LAN  
Without Intel LAN:  
Used to wake event from DsX

## Haswell ULT(GPIO,LPIO,MISC)

+V1.05S\_VCCST

R110  
1K\_4

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V

+3V


+3V

+3V

+3V

+V1.05S\_VCCST 9,13  
+3.3V\_DEEP\_SUS 5,6,7,8,12,14,34  
+3.3V\_RUN 2,6,7,8,12,14,15,20,21,22,23,24,26,27,29,30,31,32,34,35,40,41,42  
+3.3V\_DSW 6,8,12,23,24,27,29,31,35,36,41,44

## GPIO Pull-up/Pull-down(CLG)




DGPU SELECT	GPIO39
UMA	1
DIS	0

Model ID	GPIO45
S14	0
S15	1

VRAM Freq.	GPIO68
1G	1
900M	0


HW board ID to distinguish VRAM 900MHz & 1GHz



PROJECT : ST6A  
Quanta Computer Inc.


Size	Document Number	Rev
	Haswell ULT 3/12	1A
Date:	Monday, April 01, 2013	Sheet 4 of 46

## U26K HSW\_ULT\_DDR3L







## Haswell ULT (CLK)





## Haswell ULT (LPC/SPI/SMB/CLINK)




### For EC(IT8587 e-flash) load code from BIOS flash ROM



2,4,6,8,12,14,15,20,21,22,23,24,26,27,29,30,31,32,34,35,40,41,42  
+3.3V\_RUN  
4,5,6,8,12,14,34 +3.3V\_DEEP\_SUS  
12 +V1.05S\_AXCK\_LCPILL



### SMBus/Pull-up(CLG)



**PROJECT : ST6A**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	Haswell ULT 6/12	1A
Date: Monday, April 01, 2013	Sheet 7 of 46	






# Haswell ULT (SYSTEM POWER MANAGEMENT)

4,6,12,23,24,27,29,31,35,36,41,44 +3.3V\_DSW  
2,4,6,7,12,14,15,20,21,22,23,24,26,27,29,30,31,32,34,35,40,41,42 +3.3V\_RUN  
4,5,6,7,12,14,34 +3.3V\_DEEP\_SUS


8




## PCH Pull-high/low(CLG)



## For DS3






## System PWR\_OK(CLG)






**CPU VCC**  
Haswell ULT 15W : 32A








### Processor Strapping


	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED	ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR	
CFG4 DISPLAY PORT PRESENCE STRAP	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED: NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	



**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	Haswell ULT 10/12	1A
Date: Monday, April 01, 2013	Sheet 11 of 46	







[illegible]

Figure 10 shows the pin connections for the i.MX8M Mini module. The connections are organized into two main sections: the top section for the +4V\_VDDQ\_VR supply and the bottom section for the +0.675V\_DDR\_VTT supply. The top section includes pins C333 through C295, which are connected to 1U/6.3V/XSR\_4 or 10U/6.3V/XSR\_6. The bottom section includes pins C323 through C300, which are connected to 1U/6.3V/XSR\_4 or 10U/6.3V/XSR\_6. Other pins are connected to +SMDDR\_VREF\_CA (C526, C528), +SMDDR\_VREF\_DQ1 (C327, C316), and +3.3V\_RUN (C312, C313).

3 SM\_VREF\_DQ0

+V\_VDDQ\_VR

R283 10k

R277 10k


R287 10k

R273 10k

C337 100nF

R285 10k


+SMDDR\_VREF\_DQ0

Table 2. GPU Power Rails 


GPU Power Rail	Nominal Value	Comments
IRVDD	GPU SKU Specific	GPU Core power rail
FBDVDD <sup>3</sup>	1.35 V or 1.5 V	VRAM Core power for Frame Buffer components
FBDVDDQ <sup>3</sup>	1.35 V or 1.5 V	VRAM I/O and GPU Frame Buffer I/O power rail
IFPX_JOVDD <sup>3</sup>	1.05 V or 3.3V	Powers ITP blocks
IFPX_PLLVDD <sup>3</sup>	1.05 V or 3.3 V	Integrated Digital Display PLL Power Rails
PEX_JOVDD/Q	1.05 V	GPUs PCIe interface power rail
PEX_SVDD_3V3, PEX_PLL_HVDD	3.3 V	GPU PCIe PLL Power Rails
PEX_PLLVDD	1.05 V	GPU PCIe PLL Power Rails
Fbx_PLL_AVDD	1.05 V or 3.3 V	Frame Buffer PLL Power Rail
Fbx_DLL_AVDD (G82-64 and G84-128)	1.05 V	Frame Buffer PLL and DLL Power Rail
Fbx_PLL_DLL_AVDD (G82-192 and G83-256)	1.05 V	Frame Buffer PLL and DLL Power Rail
PLL_VDD, GPCPLL_AVDD LX5_PLLVDD	1.05 V	Core Clock PLL Analog Power Rail
VID_PLLVDD	1.05 V	Video Pixel Clock PLL Analog Power Rail
SP_PLLVDD	1.05 V	Core Clock PLL Analog Power Rail
DACx_VDD <sup>3</sup>	3.3 V	Powers the DAC interfaces
VDD33(IHV3V3) <sup>3</sup>	3.3 V	Powers slower logic such as GPIOs, I2C, AUX channels and SLI

**Notes:** 1. The same power plane can be used for VDD33 and DACx\_VDD.  
2. Voltage depends on memory type and SKU.  
3. Voltage depends on the I/F link (see Chapter 8, Digital Displays).  
4. On GB3-256, GB2-192 and some SKUs of GB4-128, the VDD33 rail is separated into VDD33 and 3V3MISC. 3V3MISC is an isolated rail on the package and silicon. See section 18.7.12 in this






DDR3 Command Bit	Data[31..0]	Data[63..32]	PD 10K
ODTx	FBA_CMD2	FBA_CMD18	Yes
CKEx	FBA_CMD3	FBA_CMD19	Yes
RST	FBA_CMD5	FBA_CMD5	Yes
CS*	FBA_CMD0	FBA_CMD16	No

**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>N14M-GE (MEMORY/GND) 2/5</b>	1A
Date:	Monday, April 01, 2013	Sheet 16 of 46






Res	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE	XXXX
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVIDE[5]	PEX_PLL_EN_TERM	XXXX
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	XXXX
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V	0111


1GHz	Samsung	K4W2G1646E-BC1A	AKD5MGGT532
	Micron	MT41J128M16JT-093G:K	AKD5MGSTL15
	Hynix	Hynix 128x16 Vram H5TC2G63FFR-11C	AKD5MZDTW04
900MHz	Samsung	K4W4G1646B-HC11	AKD5MGWT516
	Micron	MT41K256M16HA-107G:E	AKD5PGSTL00




GPIF150		N14M-GE-A3
Item		
Device ID		051110
Package		084-128/082-64
Internal P/N		GPIF17_28nm
ROM_S1		10kohn pull down
ROM_S0		10kohn pull down
ROM_SCLK		10kohn pull down
Strap0		
Strap1		
Strap2		
Strap3		
Strap4		
Open_VREG_SKU		10kohn pull down
CoreFG		CoreFG
NVVD0 Boot Voltage		0.9V


NVIDIA RAMP v1.6														
GPU SKU	GPU	VRAM Vendor	Type	Config	VRAM P/N	Max Speed CLX	D/C Min	RAM CFG	Strap 2	Strap 3	Strap 4	Strap 5	Status	
GP17	N14M-GEJL	Micro	DDR3	1.5V/1.5V	128MBx16	MT41LJ28M1AT2-09SGX	1000MHz	1234	0x1	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Micro	DDR3	1.5V/1.5V	128MBx16	MT41LJ28M1AT2-09SGX	1000MHz	1234	0x1	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Samsung	DDR3	1.5V/1.5V	128MBx16	K4W56115646E-8CL1	900MHz	1204	0x5	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR3	1.5V/1.5V	128MBx16	H5T2G2G68R-100C	900MHz	1204	0x6	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR3	1.5V/1.5V	128MBx16	H5T2G2G68R-100C	900MHz	1204	0x6	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR4	1.5V/1.5V	128MBx16	H5T2G2G68R-11C1	1000MHz	NA	0x6	PD 10K	PD 10K	PD 10K	PD 10K	Post-production candidate
	N14M-GEJL	Samsung	DDR3	1.5V/1.5V	256MBx16	K4W56115646E-8CL1	900MHz	NA	0x8	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Micro	DDR3	1.5V/1.5V	256MBx16	MT41K256M1H10A-10T0E	NA	0x0	PD 10K	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR3	1.5V/1.5V	256MBx16	H5T2G2G68R-11C1	900MHz	NA	0x3	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR3	1.5V/1.5V	256MBx16	H5T2G2G68R-11C1	900MHz	NA	0x3	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR3	1.5V/1.5V	256MBx16	H5T2G2G68R-11C1	900MHz	NA	0x3	PD 10K	PD 10K	PD 10K	PD 10K	Production ready
		Hylix	DDR3	1.5V/1.5V	256MBx16	H5T2G2G68R-11C1	900MHz	NA	0x3	PD 10K	PD 10K	PD 10K	PD 10K	Production ready

R496 and R498 could un-stuff for cost saving.  
But need pull up for A-build, if no problem  
then we can remove it at next build.








For EDP Only: stuff Resistor  
For LVDS only stuff Cap



For LVDS stuff Ra=4.7k, Rb=4.7k




For eDP, close to U7




RTD2132R	SCA_SDA		
	0	1	
SCA_SCL	0	X	EP MODE
	1	ROM ONLY MODE	EEPROM MODE

R2132S--> only EEPROM mode  
R2132R--> EP / EEPROM mode



Address=0xA8



**EC-A-02**

## Touch Panel

For R

Back light

.....  
GFX PWR SRC

CAMERA/DMIC CONN

EC-A-

For EM

```

: USB interface

```



## Touch Panel VCC Control

EC-A-21


## CAMERA VCC Control

R340: . . . C

FOR ESD



## EMI reserve for HDMI








**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>HDMI CONN</b>	1A


Date: Monday, April 01, 2013 Sheet 22 of 46





# ALC283




INT Speaker



10/100	RTL8106EUS-CG	AL008106002
1G	RTL8111GUS-CG	AL008111009



For RTL8111GUS  
\* Place 0.1uF CAP close to each  
VDD10 pin-- 3, 8, 22, 30 For RTL8106E  
\* Place 0.1uF CAP close to each VDD10 pin-- 8, 30  
40 mils (out=1A)



For RTL8111GUS  
\* Place 1uF CAP close to each VDD10 pin-- 22 (reserve)

LANVCC

REGOUT

40 mils (load=1A)

C259  
0.1uF/10V.4




L13  
4.7uH


C251  
4.7uF/6.3V.6

C246  
0.1uF


RTL8111G (LDO mode) support  
RTL8106E (LDO mode) doesn't need

RTL8111GUS  
(SWR mode) support







PLACE SATA AC COUPLING  
CAPS CLOSE TO Connector



To Mfr. Side












		<b>PROJECT : ST6A</b>	
		<b>Quanta Computer Inc.</b>	
Size	Document Number	Rev	
	<b>SATA</b>	1A	
Date:	Monday, April 01, 2013	Sheet	25 of 46


## NGFF SSD connector




# Mini PCIE Wifi/BT connector

27







For ESD



**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	USB3.0 x1	1A
Date:	Monday, April 01, 2013	Sheet 28 of 46

# USB 2.0 Port \*2



RILIM\_LO is optional and the ILIM\_LO pin may be left unconnected if the following conditions are met:

1. ILIM\_SEL is always set high
2. Load Detection - Port Power Management is not used
3. Mouse / Keyboard wake function is not used


If conditions 1 and 2 are met but the mouse / keyboard wake function is also desired, it is recommended to use RILIM\_LO < 80.6 kΩ.

The following equation programs the typical current limit:

(1)

RILIM\_XX corresponds to either RILIM\_HI or RILIM\_LO as appropriate.

$$I_{OS\_typ}(mA) = \frac{50,500}{(R_{ILIM\_XX}(k\Omega) + 0.1)}$$




12,14,28,35,36,37,38,39,41,42,43,44 +5V\_ALW  
4,6,8,12,23,24,27,31,35,36,41,44 +3.3V\_DSW  
2,4,6,7,8,12,14,15,20,21,22,23,24,26,27,30,31,32,34,35,40,41,42 +3.3V\_RUN

29

Card reader

USB2.0 Port 2

USB2.0 Port 3




EC-A-04



**PROJECT : ST6A**  
**Quanta Computer Inc.**


Size Document Number Rev 1A  
**USB2.0--Audio Jack Conn**  
Date: Monday, April 01, 2013 Sheet 29 of 46






# KEYBOARD


14'' KB



15'' KB




# TP Control




reserve for ESD

SDA ALS  
SCL ALS  
ALS INT N#

# Volume/B



# LOCK/B




2,4,6,7,8,12,14,15,20,21,22,23,24,26,27,29,30,32,34,35,40,41,42

+3.3V\_RUN



31

# DB CONN

Invensense total solution board




# LED /B





## FAN CONTROL

2,4,6,7,8,12,14,15,20,21,22,23,24,26,27,29,30,31,34,35,40,41,42 +3.3V\_RUN  
22,23,25,35,40,41,42 +5V\_RUN

32



## Thermal Sensor



**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number <b>FAN/Thermal</b>	Rev 1A
Date:	Monday, April 01, 2013	Sheet 32 of 46

A


B

C


D

E

6,21,23,30,31,35,36 +3.3V\_ALW2  
24,42 LANVCC  
6 +3V\_RTC\_0  
6,12,30 +RTC\_CELL  
6,9,12,34,38,40,42,44 +1.05V\_RUN  
15,18,34,43,44,45 3V\_GPU



# 33




SLG3NB3354VTR(AL003354001)===>DIS  
32Kx1+24M\*1+25Mx1+27Mx1  
1.S430-DIS --> SLG3NB3354  
2.S430-UMA --> SLG3NB3355





**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	Green Clock	1A

Date: Monday, April 01, 2013 Sheet 33 of 46





EC-A-18



EMI reserve


Footprint &amp; P/N = okay = L2181219 -- ALP


















**Quanta Computer Inc.**

**PROJECT : PD5C**

Size	Document Number	Rev
	<b>+VCCIN (ISL95813) 15W</b>	1A
Date:	Monday, April 01, 2013	Sheet 40 of 46


12,14,28,29,35,36,37,38,39,42,43,44  
 2,4,6,7,8,12,14,15,20,21,22,23,24,26,27,29,30,31,32,34,35,40,42  
 4,6,8,12,23,24,27,29,31,35,36,44  
 6,9,12,33,34,38,40,42,44

+5V\_ALW  
 +15V\_ALW  
 +5V\_RUN  
 +3.3V\_RUN  
 +3.3V\_DSW  
 +1.05V\_RUN





DISCHARGE


12,14,28,29,35,36,37,38,39,41,43,44	+5V_ALW
22,23,25,32,35,40,41	+5V_RUN
2,4,6,7,8,12,14,15,20,21,22,23,24,26,27,29,30,31,32,34,35,40,41	+3.3V_RUN
12,23,27,34,39,44	+1.5V_RUN
6,9,12,33,34,38,40,44	+1.05V_RUN
14,37	+0.675V_DDR_VTT
4,5,6,7,8,12,14,34	+3.3V_DEEP_SUS
9,14,37	+V_VDDQ_VR
24,33	LANVCC
36,41,44	+15V_ALW




43







12,14,28,29,35,36,37,38,39,41,42,43,44 +5V\_ALW  
2,4,6,7,8,12,14,15,20,21,22,23,24,26,27,29,30,31,32,34,35,40,41,42 +3.3V\_RUN  
12,23,27,34,39,42,44 +1.5V\_RUN  
6,9,12,33,34,38,40,42,44 +1.05V\_RUN  
14,37,42 +0.675V\_DDR\_VTT  
9,14,37,42 +V\_VDDQ\_VR  
24,33,42 LANVCC  
36,41,44 +15V\_ALW





SDV~SIV

2013

EC NO.	PG.	DATE	PART REFERENCE	DESCRIPTION
EC-A-01	21	02/07		Change touch panel VCC control to +3.3V_RUN and stuff R17
EC-A-02	21	02/07		Add +3.3V_RUN to provide LCD panel EDID VCC and stuff R22
EC-A-03	20	02/08	C147	depop C147 from vendor request
EC-A-04	29,31	02/22	U10,C466	remove U10,C466 for lid change to sensor B
EC-A-05	29,31	03/05		sensor hub remove and reserve light sensor for I2C interface
EC-A-06	29	03/05	R528,R528	add R527,R528 to avoid stub
EC-A-07	7	03/05		CLKREQ change
EC-A-08	24	03/05		lan surge solution change
EC-A-09	21	03/06		RTD2132R support initial PWM to product LCDVCC
EC-A-10	21	03/06	R502,R504,R506,R509 R510,R511,R512,R513	change value to meet design guide
EC-A-11	29	03/13	R107	change to 21.5K for charger limit setting
EC-A-12	15	03/15		Q10 pin2 change to GFXPG control
EC-A-13	20	03/11	U24	depop
EC-A-14	12	03/12		change to +5V_ALW
EC-A-15	21	03/12	CN4	Change to 10 pin conn.
EC-A-16	29	03/18	CML2,CML3,CML4,CML6 R85,R90,R96,R101,R118,R119,R521,R522	CML2,CML3,CML4,CML6 pop for EMI suggestion R85,R90,R96,R101,R118,R119,R521,R522 depop for EMI suggestion
EC-A-17	22	03/18	R264,R265,R266,R267	R264,R265,R266,R267 pop for EMI suggestion
EC-A-18	34	03/18	C160,C257,C334,C357 and C459	C160,C257,C334,C357 and C459 pop for EMI suggestion
EC-A-19	30	03/19		KB_LOCK_BTN# pull up to +3.3V_ALW2
EC-A-20	21	03/19	R20,R21,CML7	delete R20,R21 and add CML7
EC-A-21	21	03/22	U39,R535,C529	reserve to meet LCD off sequence



**PROJECT : ST6A**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	EC list-1	
Date:	Monday, April 01, 2013	Sheet 1 of 46